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Abstract – This paper identifies the main problems related to
the Electrostatic Discharge (ESD) in submicron CMOS
processes. The mitigation of this problem is made with the use
of protections, in order to avoid the destruction of the internal
and input/output circuits connected to the bondingpads. In the
2.4 GHz ISM band, the parallel capacitance and the serial
resistance of the ESD protections have effects in the behavior
of RF transceivers. The major identified effect was the
transmission range. It is proposed two strategies to solve the
secondary effects, due to the protections. All the measurements
and simulations were made for a 2.4 GHz RF CMOS
transceiver, designed and fabricated using the UMC 0.18 µm
RF CMOS process.
 I. INTRODUCTION
The bondingpads are fundamental elements of an
integrated circuit, e.g., they are used to connect the die to the
external circuits and/or PCBs. Normally, during the chip
design, it is necessary to prevent two effects that can arise:
the first of them, is the latch-up. This effect can change the
behavior of the circuit, as well as to destroy it [1]. Another
effect, is the Electrostatic Discharge (ESD) on the die, which
can cause its destruction [2]. The state-of-art shown, that
ESD induced parasitics have been tolerated by regular ICs
and, hence, have been largely ignored by IC designers in
practices, they are becoming real limiting factors in RF and
high-speed applications [3].
The scope of this paper deals with the measurement and
analysis of the effects of the ESD protections in a 2.4 GHz
RF CMOS transceiver. The RF transceiver under analysis,
was designed and fabricated in the UMC 0.18 µm RF CMOS
process. The specifications of the design, are a receiver with
a sensibility of –60 dBm, with a power consumption of
6.3 mW from a 1.8 V supply. The transmitter delivers an
output power of 0 dBm (1 mW) with a power consumption
of 11.2 mW, for a range of ten meters. Thus, in order to
comply with these specifications, the effects of the ESD
protection must be taken in account (Figure 1).
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Figure 1.  The effect of the ESD protections.
 II. ESD PROTECTIONS
In the CMOS technology, the ESD destruction is a major
concern. The destruction happens, because high currents are
established, due to the breakdown of the dielectrics, where
the silicon-oxides separating the gates of MOSFETs, from
the channels, are an example [4]. The resulting currents can
be high and melt the surface of the die, leading the circuit to
the total destruction. During the design and fabrication of the
RF CMOS transceiver, it was considered two levels of
protections [5,6]: the first is the protection of the circuits,
that connects to the bondingpads. The second level avoids
the destruction of the internal circuits, from discharges
coming from one of the two supply-rails (Figure 2).
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Figure 2.  Protections against ESD discharges.
 III. MEASUREMENT SETUPS
The experimental measurements were made with the help
of two setups. In the first setup, it was used a probe station (
model Karl Suss AP4). The Figure 3 shows the test
equipment, as well as, a magnified photograph of the die and
connection to the outside.
a) b)
Figure 3.  a) Photograph of the probe station used in the measurements;
and b) a magnified view of the die.
The second setup was made with the help of a
wirebonding machine (model MEI 1204W). The Figure 4
shows a photograph of the wirebonding machine and a
magnified photograph of the die. The second photograph
also shows the connections between the bondingpads and the
external PCB. These connections were made with Al-wires,
with a diameter of 20 µm.
a) b)
Figure 4.  a) Photograph of the wirebonding machine; and b) a magnified
view of the die, during the measurements.
 IV. EXPERIMENTAL RESULTS
The first set of tests made to the ESD protection diodes,
consists in the DC voltage sweeping and in the measurement
of the currents and the voltage drops in the diodes. The
Figure 6 shows the I/V characteristic obtained for the
P-substrate/N+ and N-well/P+ ESD protection diodes. These,
were the diodes used to protect the die of discharges,
cumming from one of the supply-rails (these diodes were
formerly presented in the Figure 2).
It’s easy to get the serial resistance (Rd) and its threshold
conducting voltage (Vth) of the diodes, from its I/V
characteristics. This is made, applying a linear fit over that
characteristics. The Table 1 shows the fitting results applied
to the I/V characteristics in the Figure 5.
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Figure 5.  I/V characteristics a) for the N-well/P+ diodes, and b) for the
P-substrate/N+ diodes.
TABLE I.  THE SERIAL RESISTANCE (RD) AND THE THRESHOLD
CONDUCTING VOLTAGE (VTH) OF THE ESD PROTECTION DIODES.
P-substrate/N+ diodes N-well/P+ diodes
Rd (Ω) 25.9 25.9
Vth (mV) 767.2 767.2
The quantification of the capacitance associated to the
ESD protections is of major interest. The value of a
capacitance, for a PN junction is given by:
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where, Vd is the DC reverse voltage bias, applied to the PN
junction. Cj0 is the junction capacitance with Vd=0 V, and φ0
is the potential value of the junction. The capacitances of the
diodes used as ESD protections, are given by:
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where Ad and Pd, are the area and the perimeter of the ESD
protection diodes. The used SPICE parameters are
Cj=0.00119, Cjsw=1.6×10-10, φ0=0.79, mj=0.515, mjsw=0.381,
for a area of Ad=675µm2 [7]. Sweeping Vd in the voltage
range [0, 1.8 V], it was obtained the worse value for the ESD
capacitance. The former value is given by the sum of the
capacitances, obtained for the two ESD protection diodes
(Cnwell/P+ and Cpsub/N+), which results equal to C ≈1.57 pF. Due
to this parasitical capacitor, the input of the
Low-noise Amplifier (LNA) is no longer matched with the
antenna. This increases the return loss at the input, making
the range smaller, for the same power transmission.
Calculations shown a decrease in the range, from 10 meters
to 5.5 meters. Alternatively, for the same 10 meters range,
the transmitted power must be 2 mW, in order to compensate
the unexpected 3 dB losses.
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Figure 6.  The simulated setups for the compensation of the ESD
capacitances: a) with lumped circuit-elements, and b) with transmission
lines, as circuit elements
The solution to overcome the undesired effects, is the use
of external elements (lumped or distributed), in order to have
again, a perfect match between the input of the LNA and the
antenna. The Figure 6 shows two solutions, to improve the
behavior of the circuit. The first setup is constituted by a
classical matching network, which consists on a series
inductance, Ls=1.5nH and a parallel capacitor, Cp=3pF. The
second setup uses a series-stub (with characteristic
impedance of 40 Ω and an electrical length of 30º) and a
open-circuited parallel-stub (with characteristic impedance
of 55 Ω and an electrical length of 69º). For the both setups,
it was accounted the inductance of the bonding connection to
the external PCB, which has been calculated to be
0.9 nH/mm [8].
The Figure 7, shows four situations for the reflection
coefficient (kR) at the input of the LNA: a) ideally, without
the effect of the ESD protections; b) with the effect of the
ESD protections; c) with a compensation (matching) network
made of lumped elements, and d) with a compensation
network made of transmission lines. It can be seen, that in
the matching situation, the reflections decreases to
acceptable values, e.g., the reflection coefficient,  kR is very
close the center of the Smith’s chart. Solutions relaying on
transmission lines are worthable than those using lumped
elements, because it is achieved a better repeatability, due to
the usage of lithography processes in the fabrication.
Moreover, a laser trimming technique can be used, when it is
desirable a fine tuning of the transmission lines.
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Figure 7.  Reflection coefficient (kR) a) ideally, without the effect of the
ESD protections; b) with the effect of the ESD protections; c) with
compensation network formed by lumped elements, and d) with a
compensation network formed by transmission lines.
The Figure 8 shows the group delay in the LNA, for all
the formerly cited situations. These simulations promises
good potential for broad-band applications, when are used
lumped elements in the matching network.
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Figure 8.  Group delay.
The simulations show, that forward transmission of the
LNA (given by the S21 parameter), is improved with both
matching networks. From the S21 point of view and excepting
the fabrication issues, any matching technique can be
selected without special concerns (Figure 9).
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Figure 9.  NF [dB] of the LNA.
Finally, the Figure 10 shows the behavior of the noise
figure (NF). It can be seen that the worse (but still
acceptable) situation occurs with the use of lumped elements
in the matching network. On this situation, the NF is located
around the 4 dB. The remained situations show a NF below
(but very close) the 3 dB.
 V. RESULTS DISCUSSION AND CONCLUSIONS
If ESD protections are used in the radio-frequency (RF)
paths, specially in the inputs of the LNAs, its parasitical
capacitance can affect the behavior of the entire receiver.
This paper identified the main problems concerning the
ESD protections of a fabricated RF  CMOS transceiver for
the operation in 2.4 GHz ISM band, and presented two
techniques to overcome them. The first technique uses
lumped elements as matching networks, and the other uses
transmission lines. The last technique has an advantage over
the first, because it uses lithography in the fabrication, thus,
it is favored the repeatability of the matching networks.
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Figure 10.  S21 [dB] of the LNA.
Finally, a special note concerned with the impact of the
ESD capacitance in the transmitter, must be made. The
future work deals with the characterization of the impacts in
the transmitter, specially, the design of the power amplifier.
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